abawo/pico-sdk
3
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Header info string updates for PIO DBG_PADx and XOSC STARTUP (#478)

Browse Source
This commit is contained in:
Luke Wren 2021-06-04 16:39:00 +01:00 committed by GitHub
parent 979045dc12
commit 1f1c6162cd
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
3 changed files with 12 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/rp2040/hardware_regs/include/hardware/regs/pio.h
View File

@ -378,7 +378,8 @@
// ============================================================================= // =============================================================================
// Register : PIO_DBG_PADOUT // Register : PIO_DBG_PADOUT
// Description : Read to sample the pad output values PIO is currently driving // Description : Read to sample the pad output values PIO is currently driving
// to the GPIOs. // to the GPIOs. On RP2040 there are 30 GPIOs, so the two most
// significant bits are hardwired to 0.
#define PIO_DBG_PADOUT_OFFSET _u(0x0000003c) #define PIO_DBG_PADOUT_OFFSET _u(0x0000003c)
#define PIO_DBG_PADOUT_BITS _u(0xffffffff) #define PIO_DBG_PADOUT_BITS _u(0xffffffff)
#define PIO_DBG_PADOUT_RESET _u(0x00000000) #define PIO_DBG_PADOUT_RESET _u(0x00000000)
@ -388,7 +389,8 @@
// ============================================================================= // =============================================================================
// Register : PIO_DBG_PADOE // Register : PIO_DBG_PADOE
// Description : Read to sample the pad output enables (direction) PIO is // Description : Read to sample the pad output enables (direction) PIO is
// currently driving to the GPIOs. // currently driving to the GPIOs. On RP2040 there are 30 GPIOs,
// so the two most significant bits are hardwired to 0.
#define PIO_DBG_PADOE_OFFSET _u(0x00000040) #define PIO_DBG_PADOE_OFFSET _u(0x00000040)
#define PIO_DBG_PADOE_BITS _u(0xffffffff) #define PIO_DBG_PADOE_BITS _u(0xffffffff)
#define PIO_DBG_PADOE_RESET _u(0x00000000) #define PIO_DBG_PADOE_RESET _u(0x00000000)

6
src/rp2040/hardware_regs/include/hardware/regs/xosc.h
View File

@ -128,7 +128,8 @@
// ----------------------------------------------------------------------------- // -----------------------------------------------------------------------------
// Field : XOSC_STARTUP_X4 // Field : XOSC_STARTUP_X4
// Description : Multiplies the startup_delay by 4. This is of little value to // Description : Multiplies the startup_delay by 4. This is of little value to
// the user given that the delay can be programmed directly // the user given that the delay can be programmed directly. Set
// to 0 at reset.
#define XOSC_STARTUP_X4_RESET "-" #define XOSC_STARTUP_X4_RESET "-"
#define XOSC_STARTUP_X4_BITS _u(0x00100000) #define XOSC_STARTUP_X4_BITS _u(0x00100000)
#define XOSC_STARTUP_X4_MSB _u(20) #define XOSC_STARTUP_X4_MSB _u(20)
@ -136,7 +137,8 @@
#define XOSC_STARTUP_X4_ACCESS "RW" #define XOSC_STARTUP_X4_ACCESS "RW"
// ----------------------------------------------------------------------------- // -----------------------------------------------------------------------------
// Field : XOSC_STARTUP_DELAY // Field : XOSC_STARTUP_DELAY
// Description : in multiples of 256*xtal_period // Description : in multiples of 256*xtal_period. Set to 0xc4 at reset (approx
// 50 000 cycles)
#define XOSC_STARTUP_DELAY_RESET "-" #define XOSC_STARTUP_DELAY_RESET "-"
#define XOSC_STARTUP_DELAY_BITS _u(0x00003fff) #define XOSC_STARTUP_DELAY_BITS _u(0x00003fff)
#define XOSC_STARTUP_DELAY_MSB _u(13) #define XOSC_STARTUP_DELAY_MSB _u(13)

8
src/rp2040/hardware_regs/rp2040.svd
View File

@ -22320,13 +22320,13 @@
<field> <field>
<access>read-write</access> <access>read-write</access>
<bitRange>[20:20]</bitRange> <bitRange>[20:20]</bitRange>
<description>Multiplies the startup_delay by 4. This is of little value to the user given that the delay can be programmed directly</description> <description>Multiplies the startup_delay by 4. This is of little value to the user given that the delay can be programmed directly. Set to 0 at reset.</description>
<name>X4</name> <name>X4</name>
</field> </field>
<field> <field>
<access>read-write</access> <access>read-write</access>
<bitRange>[13:0]</bitRange> <bitRange>[13:0]</bitRange>
<description>in multiples of 256*xtal_period</description> <description>in multiples of 256*xtal_period. Set to 0xc4 at reset (approx 50 000 cycles)</description>
<name>DELAY</name> <name>DELAY</name>
</field> </field>
</fields> </fields>
@ -42112,14 +42112,14 @@
<register> <register>
<access>read-only</access> <access>read-only</access>
<addressOffset>0x003c</addressOffset> <addressOffset>0x003c</addressOffset>
<description>Read to sample the pad output values PIO is currently driving to the GPIOs.</description> <description>Read to sample the pad output values PIO is currently driving to the GPIOs. On RP2040 there are 30 GPIOs, so the two most significant bits are hardwired to 0.</description>
<name>DBG_PADOUT</name> <name>DBG_PADOUT</name>
<resetValue>0x00000000</resetValue> <resetValue>0x00000000</resetValue>
</register> </register>
<register> <register>
<access>read-only</access> <access>read-only</access>
<addressOffset>0x0040</addressOffset> <addressOffset>0x0040</addressOffset>
<description>Read to sample the pad output enables (direction) PIO is currently driving to the GPIOs.</description> <description>Read to sample the pad output enables (direction) PIO is currently driving to the GPIOs. On RP2040 there are 30 GPIOs, so the two most significant bits are hardwired to 0.</description>
<name>DBG_PADOE</name> <name>DBG_PADOE</name>
<resetValue>0x00000000</resetValue> <resetValue>0x00000000</resetValue>
</register> </register>